UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING

MSC SYSTEMS ENGINEERING AND ENGINEERING MANAGEMENT

SEMESTER 2

EXAMINATION 2024/2025

MICROPROCESSOR BASED SYSTEMS

MODULE NO: EEM7016

Date: 15 May 2025 Time: 14:00 – 17:00

INSTRUCTIONS TO CANDIDATES:

•

There are SIX questions.

Answer any FOUR questions.

All questions carry equal marks.

Marks for parts of questions are shown in brackets.

This assessment paper carries a total of 100 marks.

All working must be shown. A numerical solution to a question obtained by programming an electronic calculator will not be accepted.

<u>CANDIDATES REQUIRE:</u> Extracts from the PIC18F452 data sheets

is provided at the back of the paper.

Question 1

a) Fill in the missing entries, **which are not shaded**, in Table Q1b. Show all the steps that lead to the solution.

Hexadecimal	Binary	Decimal
	10011011	??
	??	23
CF	??	??

Table Q1b

(8 marks)

- b) Define the following terminology:
 - (i) Data bus
 - (ii) Volatile Memory

(6 marks)

c) PIC Microcontroller uses Harvard architecture. With the aid of a block diagram, explain the features of Harvard architecture, and list one advantage and one disadvantage for this architecture.

(11 marks)

Total 25 marks

Question 2

a) A given memory chip has 12 address pins and 8 data pins, what is the memory organisation of this chip and the chip's capacity?

(6 marks)

b) What is the stack in a microcontroller? Explain how does the stack work with program counter during execution.

(8 marks)

c) Analyse and explain the following assembly code and illustrate the contents in the file register RAM location after each ADDWF command, in hexadecimal values.

MOVLW 0
MOVWF 15H
MOVLW 25H
ADDWF 15H, F
ADDWF 15H, F
ADDWF 15H, F.

(11 marks)

Total 25 marks Please turn the page

Question 3

- a) Design a state diagram by applying state machines design techniques, showing a simple automated train ticket machine. Take into consideration the following requirements:
 - Only 1 person can buy a train journey ticket each time.
 - Each journey cost £5.00 and exact change is not needed.
 - Accepts only the following currencies:
 - Coins: £1, £2Note: £5 and £10.
 - Refund of money from the machine is possible at any time.

(15 marks)

b) When the microcontroller powers up, it must start running its program from its beginning and explicit circuitry is built in to detect power-up and force the microcontroller to be initialised prior to the start of system operation. The below diagram presents a power-on reset circuit for the PIC18 microcontroller.




Fig Q3b Power-on reset circuit for PIC18 microcontroller

Explain the function of each component and how this circuit ensures a power-on reset. (10 marks)

Total 25 marks

Question 4

An embedded system uses a PIC microcontroller to interface with two buttons and two LEDS. The components connects to the following PIC microcontroller pins:

Button 1	PORTB 3
Button 2	PORTB 4
LED 1	PORTB 5
IFD 2	PORTB 6

The buttons and LEDs are connected as **active low mode** to the microcontroller. The LEDs require a forward current of 22mA, and have a forward voltage of 2.1V. The microcontroller is supplied by a 5V voltage.

Based on the above information, determine the following:

a) Draw the circuit diagram required for this design.

(5 marks)

- b) Determine the values of any components that are required for the design. (5 marks)
- c) Write a 'C' function code showing how to initialise the system.

(5 marks)

d) Write a 'C' function code to show how the LED is set or clear.

(5 marks)

e) Write a 'C' function code to read the button status.

(5 marks)

Total 25 marks

Question 5

a) When working with a PIC microcontroller, you can select the oscillator mode in the configuration register to enable the microcontroller to operate in a timely manner. Your system requires a 12 MHz clock frequency, reference to the table below and explain which oscillator mode will you choose to meet the requirement.

(5 marks)

Mode	Frequency	C1, C2
LP	32 KHz	33pF
LF	200 KHz	15pF
	200 KHz	47-68 pF
XT	1 MHz	15 pF
	4 MHz	15 pF
	4 MHz	15 pF
HS	8 MHz	15-33 pF
	20 MHz	15-33 pF

Table Q5a Oscillator Mode in PIC

b) Illustrate how a quartz crystal can be interfaced with a PIC microcontroller and discuss the advantages of using a quartz crystal. What are the recommended electronic component values to meet the clock frequency requirement given in Q5a?

(12 marks)

c) The forever loop is always used in an embedded system, write the syntax of a while loop that works as a forever loop. Then differentiate the while loop and dowhile loop in terms of how the statements inside the loop body get executed.

(8 marks)

Total 25 marks

Question 6

a) Explain what is switch bounce and why switch bounce needs to be considered when switches are connected to a microcontroller. Then write in C programming, a function code depicting how software can resolve the switch bounce issue

(13 marks)

b) The following C code uses if-else chain to define different TaxBands and corresponding TaxRate, rewrite this piece of codes using a switch statement instead.

(12 marks)


```
Char TaxBand:
Int TaxRate;
if (TaxBand == 'A')
     TaxRate = 0;
else if (TaxBand == 'B')
     TaxRate = 10;
else if (TaxBand == 'C')
     TaxRate = 20;
else if (TaxBand == 'D')
     TaxRate = 30;
else if (TaxBand == 'E')
     TaxRate = 40;
 else
 {
     TaxRate = 60;
 }
```

Total 25 marks

Please turn the page

END OF QUESTIONS

Data Sheet Information for the PIC18F452 Microcontroller



TIMER0 BLOCK DIAGRAM (8-BIT MODE)

Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from TOCKI max. prescale.

Figure 1: Timer0 Block Diagram

R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u
CP	CP	CP	CP	CP	CP	CP	CP	CP	CP	PWRTE	WDTE	F0SC1	F0SC0
bit13										enn neurocom			bit0
bit 13-4		CP: Code Protection bit 1 = Code protection disabled 0 = All program memory is code protected											
bit 3		PWRTE: Power-up Timer Enable bit 1 = Power-up Timer is disabled 0 = Power-up Timer is enabled											
bit 2		WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled											
bit 1-0	O FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator												

Figure 2: Configuration Register

T0CON: TIMER0 CONTROL REGISTER

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	
,	bit 7							bit 0	

bit 7 TMR0ON: Timer0 On/Off Control bit

1 = Enables Timer0

o = Stops Timer0

bit 6 T08BIT: Timer0 8-bit/16-bit Control bit

1 = Timer0 is configured as an 8-bit timer/counter

o = Timer0 is configured as a 16-bit timer/counter

bit 5 TOCS: Timer0 Clock Source Select bit

1 = Transition on TOCKI pin

o = Internal instruction cycle clock (CLKO)

bit 4 TOSE: Timer0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin

o = Increment on low-to-high transition on T0CKI pin

bit 3 PSA: Timer0 Prescaler Assignment bit

1 = Tlmer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.

o = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.

bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits

111 = 1:256 prescale value

110 = 1:128 prescale value

101 = 1:64 prescale value

100 = 1:32 prescale value

011 = 1:16 prescale value

010 = 1:8 prescale value

001 = 1:4 prescale value

ooo = 1:2 prescale value

Figure 3: Timer0 Control Register

INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF				
oit 7							bit 0				
bit 7	GIE/GIEH: GIO	bal Interrup	t Enable bi	t							
	When IPEN =										
	1 = Enables al		interrupts								
		o = Disables all interrupts When IPEN = 1:									
	1 = Enables al		y interrupts	;							
	o = Disables a	II interrupts									
bit 6	PEIE/GIEL: Pe	eripheral Int	errupt Enal	ole bit							
	When IPEN =		norinhoral	intorrunto							
	1 = Enables alo = Disables a			interrupts							
	When IPEN =										
	1 = Enables al										
bit 5	o = Disables a										
bit 5	TMR0IE: TMR 1 = Enables th										
	o = Disables th			•							
bit 4	INTOIE: INTO I			•							
	1 = Enables th										
	o = Disables th			•							
bit 3	RBIE: RB Port	-									
	1 = Enables th o = Disables th										
bit 2	TMR0IF: TMR		•								
	1 = TMR0 regi		-	-	red in softwa	are)					
	o = TMR0 regi	ster did not	overflow			,					
bit 1	INTOIF: INTO E										
	1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INTO external interrupt did not occur										
hit O			•								
bit 0	RBIF: RB Port	-			ate (must h	e cleared in	software)				
	o = None of th					c ologica III	continuity)				

Figure 4: INTCON register




Figure 5: PIC18F452 Pinout




Figure 6: ADC Block diagram

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7				•			bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (AN0)

001 = channel 1, (AN1)

010 = channel 2, (AN2)

011 = channel 3, (AN3)

100 = channel 4, (AN4)

101 = channel 5, (AN5)

110 = channel 6, (AN6)

111 = channel 7, (AN7)

Note: The PIC18F2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut-off and consumes no operating current

Figure 7: ADCON0 Register

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'. 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

PCFG3:PCFG0: A/D Port Configuration Control bits bit 3-0

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Figure 8: ADCON1 Register

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

o = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Figure 9: ADCON1 Register

END OF PAPER