UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL AND ELECTRONIC ENGINEERING SEMESTER TWO EXAMINATION 2023/2024 ADVANCED EMBEDDED SYSTEMS MODULE NO: EEE6017

Date: Thursday 16th May 2024

Time: 10:00 – 12:30

INSTRUCTIONS TO CANDIDATES:	There are <u>SIX</u> questions.
	Answer any <u>FOUR</u> questions.
	All questions carry equal marks.
	Marks for parts of questions are shown in brackets.
	This assessment paper carries a total of 100 marks.
	All working must be shown. A numerical solution to a question obtained by programming an electronic calculator will not be accepted.
CANDIDATES REQUIRE:	Extract from the PIC18F452 data sheets is provided at the back of the paper.

Question 1

a) Fill in the missing entries, which are not shaded, in Table Q1a. Show all the steps that lead to the solution. State the suffix that is commonly used to represent hexadecimal number when writing software on MPLAB X?

Hexadecimal	Binary	Decimal
	10011011	??
	??	23
CF	??	??

Table Q1a

(9 marks)

b) PIC Microcontroller uses Harvard architecture. With the aid of a block diagram, explain Harvard architecture and list one advantage and one disadvantage for this architecture.

(16 marks)

Total 25 marks

Question 2

a) A given memory chip has 12 address pins and 8 data pins, what is the memory organisation of this chip and the chip's capacity?

(6 marks)

b) What is the stack in a microcontroller? Explain how does the stack work with program counter during execution.

(8 marks)

c) Analyse and explain the following assembly code and illustrate the contents in the file register RAM location after each ADDWF command, in hexadecimal values.

MOVLW	0
MOVWF	15H
MOVLW	25H
ADDWF	15H, F
ADDWF	15H, F
ADDWF	15H, F.

(11 marks)

Total 25 marks

Question 3

a) When the microcontroller powers up, it must start running its program from its beginning and explicit circuitry is built in to detect power-up and force the microcontroller to be initialised prior to the start of system operation. The below diagram (Figure 3a) presents a power-on reset circuit for the PIC18 microcontroller.




Figure 3a

Explain the function of each component and how this circuit ensures a power-on reset. (8 marks)

b) When working with a PIC microcontroller, you can select the oscillator mode in the configuration register to enable the microcontroller to operate in a timely manner. Your system requires a 12 MHz clock frequency, explain which oscillator mode will you choose to meet the requirement.

(5 marks)

c) Illustrate how a quartz crystal can be interfaced with a PIC microcontroller and discuss the advantages of using a quartz crystal. What are the recommended electronic component values to meet the clock frequency requirement given in Q3b?

(12 marks)

Total 25 marks

Question 4

An embedded system uses a PIC microcontroller to drive a 12V DC motor that is connected via a transistor switch with a current gain (hfe) of 110. The system comprises of 1 red LED, 1 green LED and 2 buttons that are interface as stated below:

List Port	Connected Component to Port
Port B Pin 1	Button 1
Port B Pin 2	Button 2
Port B Pin 6	Green LED
Port B Pin 5	Red LED
Port B Pin 7	DC motor with a 100 ohms resistive
	load for the motor.

The buttons are connected as active high configuration and the LEDs are configured as active high mode. The LEDs require a forward current of 20mA, and have a forward voltage of 2.5V. The voltage between the emitter and the base, V_{be} , of the transistor is 0.7 V and the microcontroller is supplied with a 5V voltage.

Based on the above information, determine the following:

a) Draw the circuit diagram required for this design.

(6 marks)

- b) Determine the values of any components that are required for the design. (10 marks)
- c) Write a 'C' code to show that when:
 - Button 1 is pressed, motor is ON, green LED is ON and red LED is OFF.
 - Button 2 is pressed, motor is OFF, green LED is OFF and red LED is ON.

(9 marks)

Total 25 marks

Question 5

a) Provide the definition of the following common design metrics:

- Maintainability
- Time-to-prototype
- NRE Cost

(6 marks)

b) Explain what union is in relation to C programming and provide a coded example of how union data types is applied in a program.

(9 marks)

c) State the main advantage of using call by reference function and illustrate an example of a call by reference method.

(10 marks)

Total 25 marks

Question 6

a) Illustrate with the aid of a diagram a timer functional block diagram and what interrupt operation involves the RCON register?

(10 marks)

b) A PIC18F452 microcontroller, with a clock frequency of 16 MHz, is configured as a 8-bit timer to generate an interrupt on each timer count overflow. The pre-scaler is enabled on the TMR0 module and the pre-scale bits of 100 is applied. Determine, including all workings and considerations, the interrupt period that will be generated. Show how the Timer0 control register will be configured for this timer interrupt.

(15 marks)

Total 25 marks

END OF QUESTIONS

Please turn the page for data sheets.

Data Sheet Information for the PIC18F452 Microcontroller




Figure 1: Timer0 Block Diagram

T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1						
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0						
bit 7	bit 0												
bit 7	TMR0ON: Timer0 On/Off Control bit												
	1 = Enables Timer0 o = Stops Timer0												
bit 6	T08BIT: Timer0 8-bit/16-bit Control bit												
				t timer/count t timer/count									
bit 5	TOCS: Time	r0 Clock So	urce Select	bit									
		on on TOCK instruction (CLKO)									
bit 4	TOSE: Time	r0 Source E	dge Select	bit									
				tion on T0Cł tion on T0Cł									
bit 3	PSA: Timer	0 Prescaler	Assignment	t bit									
				ned. Timer0 ïmer0 clock									
bit 2-0	TOPS2:TOP	SO: Timer0	Prescaler S	elect bits									
		6 prescale v											
		3 prescale v											
		prescale val											
	100 = 1:32 prescale value 011 = 1:16 prescale value												
		prescale val											
		prescale val											
		prescale val											

Figure 2: Timer0 Control Register

INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x						
GIE/GIEH	PEIE/GIEL	INTOIF	RBIF										
bit 7	bit 0												
bit 7	GIE/GIEH: Global Interrupt Enable bit												
	When IPEN = 0:												
	1 = Enables all unmasked interrupts o = Disables all interrupts												
	When IPEN =												
	1 = Enables al		v interrupts	;									
	o = Disables a												
bit 6	PEIE/GIEL: P	eripheral Int	errupt Enat	ole bit									
	When IPEN =												
	 1 = Enables al 0 = Disables a 			Interrupts									
	When IPEN =		interrupto										
	1 = Enables al	I low priority											
	o = Disables a	•											
	TMROIE: TMR												
	 1 = Enables th 0 = Disables th 												
	INTOIE: INTO I			•									
	1 = Enables th		•										
	o = Disables t												
bit 3	RBIE: RB Port	Change In	terrupt Ena	ble bit									
	1 = Enables th		~	•									
	o = Disables the second sec		•	•									
	TMROIF: TMR			<u> </u>	rad in aafhu								
	1 = TMR0 regi 0 = TMR0 regi			lust be clea	red in soliw	are)							
	INTOIF: INTO E			bit									
	1 = The INTO				e cleared in	software)							
	o = The INTO	external inte	errupt did no	ot occur		-							
	RBIF: RB Port	-											
	1 = At least on					e cleared in	software)						
	o = None of th	e KD7.KB4	pins nave (Linanged sta	ne								

Figure 3: Interrupt Control register (INTCON)




Figure 4: PIC18F452 Pinout




Figure 5: ADC Block diagram

Page 11 of 13

School of Engineering BEng (Hons) Electrical and Electronic Engineering Semester 2 Examinations 2023/2024 Advanced Embedded Systems Module No. EEE6017

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7							bit 0

bit 7-6 ADCS1: ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (ANO)
- 001 = channel 1, (AN1)
- 010 = channel 2, (AN2)
- 011 = channel 3, (AN3)
- 100 = channel 4, (AN4)
- 101 = channel 5, (AN5)
- 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)
- Note: The PIC18F2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)

- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'

bit 0 ADON: A/D On bit

- 1 = A/D converter module is powered up
- 0 = A/D converter module is shut-off and consumes no operating current

Figure 6: ADCON0 Register

Page 12 of 13

School of Engineering BEng (Hons) Electrical and Electronic Engineering Semester 2 Examinations 2023/2024 Advanced Embedded Systems Module No. EEE6017

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	А	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	—	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Figure 7: ADCON1 Register

Page 13 of 13

School of Engineering BEng (Hons) Electrical and Electronic Engineering Semester 2 Examinations 2023/2024 Advanced Embedded Systems Module No. EEE6017

R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u		
CP	CP	CP	CP	CP	CP	CP	CP	CP	CP	PWRTE	WDTE	F0SC1	F0SC0		
bit13	bit														
bit 13-4	1 = Code protection disabled 0 = All program memory is code protected														
bit 3	PWRTE : Power-up Timer Enable bit 1 = Power-up Timer is disabled 0 = Power-up Timer is enabled														
bit 2		1 = WD	Watcho T enabl T disab	~~	r Enabl	e bit									
bit 1-0															
			Fi	gure	8: Co	onfig	uratio	on Re	giste	r					

END OF PAPER