# **UNIVERSITY OF BOLTON**

# SCHOOL OF ENGINEERING

# BENG (HONS) ELECTRICAL AND ELECTRONIC ENGINEERING

# SEMESTER TWO EXAMINATIONS 2021/2022

# ADVANCED EMBEDDED SYSTEMS

# MODULE NO: EEE6017

Date: Thursday 19th May 2022

Time: 10:00 – 12:30

INSTRUCTIONS TO CANDIDATES:

There are <u>SIX questions.</u>

Answer any FOUR questions.

All questions carry equal marks.

Marks for parts of questions are shown in brackets.

This assessment paper carries a total of <u>100</u> marks.

All working must be shown. A numerical solution to a question obtained by programming an electronic calculator will not be accepted.

Extracts from the PIC18F452 data sheets is provided at the back of the paper.

CANDIDATES REQUIRE:

School of Engineering BEng (Hons) Electrical and Electronic Engineering Semester Two Examinations 2021/2022 Advanced Embedded Systems Module No. EEE6017

# Question 1

- a) Provide the definition of the following listed design metrics:
  - Flexibility
  - Time-to-market
  - Maintainability

(6 marks)

b) What is the suffix that is commonly used to represent binary and hexadecimal number when writing software on MPLAB X? Show how the decimal number 140 will be presented in binary and hexadecimal number format in MPLAB X.

(6 marks)

c) Illustrate with the aid of a diagram showing a general purpose microprocessor system and specify what the term nibble is.

(13 marks)

### Total 25 marks

### **Question 2**

- A memory chip has a capacity of 1024K and consists of 8 data pins, determine what is the memory organisation and the number of address pins for this chip. (6 marks)
- b) Explain and illustrate with the aid of a diagram the von-neumann architecture. (15 marks)
- c) How many one-word (16-bit) and two-words (32-bit) instructions can be found in the instruction set for a PIC18F452 microcontroller?

(4 marks)

Total 25 marks

## **Question 3**

- a) Design a state machine diagram, illustrating how a simple automated train ticket machine functions. Take into consideration the following requirements:
  - Only 1 person can buy a train journey ticket each time.
  - Each journey cost £5.00 and exact change is not needed.
  - The machine is able to refund the user's money at any time.
  - Only the following currencies are accepted:
    - Coins: £1, £2
    - Note: £5 and £10.

(15 marks)

b) Which oscillator modes can be operated with the ceramic resonator?

(4 marks)

c) How can the micro-controller wake up from sleep mode?

(6 marks)

## Total 25 marks

## **Question 4**

a) What are the stages that is involved in building a C program and state text substitution occurs at which stage.

(10 marks)

b) Write a C programming example of a forever loop.

(5 marks)

c) Design a simple C program that uses structures and typedef, include how this functions with the main part of the program.

(10 marks)

**Total 25 marks** 

Please turn the page...

# Question 5

An embedded system uses a PIC microcontroller to interface to three buttons and three LEDS. The components connects to the following PIC microcontroller pins:

Button 1	PORTB 0
Button 2	PORTB 1

Button 3	PORTB 2
LED 1	PORTB 4
LED 2	PORTB 5
LED 3	PORTB 6

The buttons and LEDs are connected as active high mode to the microcontroller. The LEDs require a forward current of 22mA, and have a forward voltage of 2.1V. The microcontroller is supplied by a 5V voltage.

Based on the above information, determine the following:

a) Draw the circuit diagram required for this design.

(6 marks)

b) Determine the values of any components that are required for the design.

(5 marks)

c) Write a 'C' function code showing how to initialise the system.

(4 marks)

- d) Write a 'C' code to show that when:
  - Button 1 is pressed, LED 1 is ON and LED 2 and LED 3 is OFF.
  - Button 2 is pressed, LED 1 and LED 2 is ON, LED 3 is OFF.
  - Button 3 is pressed, LED 1, LED 2 and LED 3 are ON.

(10 marks)

Total 25 marks

Please turn the page over.

## **Question 6**

a) List two types of interrupts that is supported by the PIC microcontroller.

(4 marks)

- b) In an industrial application, using a PIC18F452, a packaging machine counts boxes and packages in packs of 100 boxes. Whenever a box passes by a sensor connected to the RA4/T0CK1 pin of the microcontroller, the sensor will produce a High logic pulse.
  - (i) Explain how the Timer0 module will be configured to count the boxes applying the polling method. The block diagram of the Timer0 module can be found in Figure 1 of the datasheet information provided.

(5 marks)

(ii) Elaborate in details how using an interrupt, using pseudocode examples, can allow the microcontroller program to detect the 100th box that was counted, which then reset the machine to enable it to count and package the next batches of 100 boxes.

(16 marks)

Total 25 marks

# END OF QUESTIONS

Data Sheet Extracts follow on the next pages

Please turn the page...

# Data Sheet Information for the PIC18F452 Microcontroller



### TIMER0 BLOCK DIAGRAM (8-BIT MODE)

Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.

# Figure 1: Timer0 Block Diagram

# T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0					
bit 7							bit 0					
bit 7	TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0											
	o = Stops Timer0											
bit 6	TOSBIT: Tin	ner0 8-bit/16	-bit Control	bit								
	1 = Timer0 o = Timer0	is configure	d as an 8-bit d as a 16-bit	t timer/count t timer/count	er er							
bit 5	TOCS: Time	r0 Clock So	urce Select	bit								
	1 = Transiti o = Internal	on on T0CK instruction	l pin cycle clock (	CLKO)								
bit 4	TOSE: Time	r0 Source E	dge Select	bit								
	1 = Increme o = Increme	ent on high-t ent on low-to	o-low transit o-high transit	tion on TOCI tion on TOCI	<i pin<br=""><i pin<="" td=""><td></td><td></td></i></i>							
bit 3	PSA: Timer	0 Prescaler	Assignment	t bit								
	<ul> <li>1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.</li> <li>0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.</li> </ul>											
bit 2-0	TOPS2:TOP	SO: Timer0	Prescaler S	elect bits								
	111 = 1:256	6 prescale v	alue									
	110 = 1:128	8 prescale v	alue									
	101 = 1:64	prescale va	ue									
	100 = 1:32	prescale va	lue									
	011 = 1:16	prescale va	lue									
	010 = 1.8	prescale va	lue									
	001 = 1.4	prescale va	lue									

### 000 = 1:2 prescale value

# Figure 2: Timer0 Control Register

Please turn the page...

PASTERAMINATION EAMMAILONPARTIC

### INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	l
bit 7							bit 0	
bit 7	GIE/GIEH: Glo	bal Interrup	t Enable bi	t				
	When IPEN =	0:						
	1 = Enables al	I unmasked	interrupts					
	When IPEN =	1. 1.						
	1 = Enables al	<u></u> I high priorit	ty interrupts	;				
	o = Disables a	ll interrupts						
bit 6	PEIE/GIEL: Pe	eripheral Int	errupt Enat	ole bit				
	When IPEN =	<u>0:</u> Lunmasked	nerinheral	interrunts				/
	o = Disables a	II peripheral	interrupts	menupts				
	When IPEN =	1:						
	1 = Enables al	I low priority	/ peripheral	interrupts				
hit 5		0 Overflow	y peripriera Interrunt Er	niterrupis				
DIU	1 = Enables th	e TMR0 ov	erflow inter	rupt				
	o = Disables th	ne TMR0 ov	erflow inter	rupt				
bit 4	INTOIE: INTO E	External Inte	errupt Enab	le bit				
	1 = Enables th	e INTO exte	ernal interru	pt				
hit 0	0 = Disables tr		ernal Interru	ipt bla bit				
DIL 3	1 = Enables th	e DB port c	terrupt Ena	ne bil runt				
	o = Disables the	ne RB port o	change inte	rrupt				
bit 2	TMROIF: TMR	0 Overflow	Interrupt Fla	ag bit				
	1 = TMR0 regi	ster has ove	erflowed (m	ust be clea	red in softwa	are)		
	o = TMR0 regi	ster did not	overflow					
bit 1	INTOIF: INTO E	External Inte	errupt Flag I	bit		<b>d</b>		
	1 = The INTU 6	external inte	errupt occur errupt did no	rea (must b of occur	e cleared in	soπware)		
bit 0	RBIF: RB Port	Change In	terrupt Flag	bit				
	1 = At least on	e of the RB	7:RB4 pins	changed s	tate (must b	e cleared in	software)	
	o = None of th	e RB7:RB4	pins have of	changed sta	ate			
	Fi	gure 3: I	nterrup	t Contro	ol registe	er (INTC)	ON)	
$\checkmark$ '								
9P	o = None of th	e RB7:RB4 gure 3: I	pins have (	changed sta	ate ol registe	er (INTC)	ON)	







Figure 5: ADC Block diagram

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7					•		bit 0

#### bit 7-6 ADCS1: ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

### bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (AN0)
- 001 = channel 1, (AN1)
- 010 = channel 2, (AN2)
- 011 = channel 3, (AN3)
- 100 = channel 4, (AN4)
- 101 = channel 5, (AN5)
- 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)
- Note: The PIC18F2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

### bit 2 GO/DONE: A/D Conversion Status bit

#### When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- Unimplemented: Read as '0'

#### bit 0 ADON: A/D On bit

bit 1

- 1 = A/D converter module is powered up
- 0 = A/D converter module is shut-off and consumes no operating current

# Figure 6: ADCON0 Register

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

### bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

### bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

## Figure 7: ADCON1 Register

### **END OF PAPER**